Clock Domain Crossing (CDC) Design & Verification Techniques Using SystemVerilog

Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparisons

Simulation and Synthesis Techniques for Asynchronous FIFO Design

Verilog Nonblocking Assignments With Delays, Myths & Mysteries

Synthesis and Scripting Techniques for Designing Multi-Asynchronous Clock Designs

CLOCK DOMAIN CROSSING :CLOSING THE LOOP ON CLOCK DOMAIN FUNCTIONAL IMPLEMENTATION PROBLEMS

Technical Paper: Cadence

Asynchronous & Synchronous Reset Design Techniques - Part Deux

Fourteen Ways to Fool Your Synchronizer

Design of op amp sine wave oscillators : Ampilfiers : OPAMPs